Abstract-Multiple-valued Logic (MVL) circuits are one of the most attractive applications of the Monostable-to-Multistable transition Logic (MML), and they are on the basis of advanced circuits for communications. However, a proper design is not inherent to the usual MML circuit topologies. This paper analyses the case of an MML ternary inverter, and determines the relations that circuit representative parameters must verify to obtain a correct behaviour.
I. INTRODUCTION
Resonant tunnelling devices are today considered the most mature type of quantum-effect devices, already operating at room temperature, and being promising candidates for future nanoscale integration. Resonant tunnelling diodes (RTDs) use to be implemented in III-V materials, and they exhibit a negative differential resistance (NDR) region in their current-voltage characteristics which can be exploited to significantly increase the functionality implemented by a single gate in comparison to MOS and bipolar technologies [1] . Figure 1a shows the I-V characteristic of an RTD enhancing key parameters for circuit design: peak current and voltage, I p and V p , and valley current and voltage, I v and V v . Three regions are defined according to Fig. 1a : two regions of positive (I and III) and one of negative (II) differential resistance. Circuit applications of RTDs are mainly based on the MOnostable-BIstable Logic Element (MOBILE) [2] [3] [4] . The basic MOBILE is a rising edge triggered current controlled gate which consists of two RTDs (the load and driver RTDs) connected in series and driven by a switching bias voltage (V bias ). When connected in series, RTDs provide multiple-peak structures in their I-V characteristics, which make it attractive for multiple-valued logic (MVL) . MVL circuit applications are based on the Monostable-to-Multistable transition Logic (MML) [5] , an extension of the binary MOBILE. Logic operation is based on the sequential switching of the RTDs connected in series, which is produced when the bias voltage rises to an appropriate value. Logic functionality is achieved by embedding an input stage (compound-semiconductor transistors, HEMT or HBT) which modifies, according the applied input signal, the peak current of some of the RTDs. MML circuits have been mainly applied in communication systems, where their high-speed performance is expected to be of the most importance for future commercial applications [6] , [7] .
In this paper DC operation of a key MML circuit, the ternary-valued inverter has been studied. Our analysis shows that a correct DC operation is not an inherent property to the circuit topology, being its careful design a main concern. To analytically study the problem we have resorted to piecewise linear descriptions for the RTD driving point characteristics, which allows obtaining relations between RTD and transistor parameters that ensure a correct behaviour of the structure. The paper is organized as follows: Section II deals with the operation principle of RTD-based ternary inverters. The importance of a correct sizing of the parameters of the structure as well as the relationships between them to ensure a proper behaviour are analyzed in Section III and Section IV respectively. Simulation results are shown in Section V. Finally, some conclusions are given.
II. OPERATION PRINCIPLE
The piecewise linear model we have used for the RTDs has been derived from real RTDs fabricated in the LOCOM [8] fabrication process. Fig. 1a shows the piecewise linear model we are using. Peak and valley currents as well as peak and valley voltages have been selected from the LOCOM RTDs. For this RTD, V p is 0.21V, the peak current density 21 KA/cm 2 , and the peak current ratio is about 6.25 at room temperature. The transistor is a depletion HFET with threshold voltage -0.2V.
Thus, current through the RTD is given by ( ( where V is the voltage applied to the RTD and f the area factor 1 .
Figure 1b depicts a typical structure of a ternary inverter based on MML. Two negative differential resistance (NDR) devices can be identified: the driver and the load NDRs. The driver consists of a HFET (TT) and two series RTDs (RTD Y and RTD Z ). The HFET provides the logic functionality as its input modulates the drain to source current of the transistor, and consequently the total current through the driver. For this structure, three feasible values of the V in are considered, the high ( A correct evaluation of the input is determined by the relation between the peak currents of the driver and the load. If the input is at a high level,
, (ternary logic level "2"), the output must be at logic level "0". When logic level "1" (V in = M in V ) the output must also be "1". Finally, for the lowest level of the input ( L in V ), the output has to reach its highest value (level "2"). RTDs are supposed to have equal current densities so that peak currents are proportional to RTD areas. A proper operation is achieved if, additionally, the output node maintains its value for V bias high even if the input changes. Thus, the multistability property is guaranteed.
A first approach to the operation of the structure is given by the analysis of the switching sequence of the RTDs: the first to switch is that with the smallest area factor. This approach is not efficient since it is difficult to add the effect of the transistor. This problem can be efficiently approached by considering that both NDRs (the load, NDR L , and the driver, NDR D ) are composed of two RTDs each one, and thus, they present a driving point characteristic with two peaks and two valleys. Based on simple geometrical considerations it is possible to analytically obtain the joint I-V characteristic for two series-connected RTDs. Two generic piecewise linear series-connected RTDs, RTD 1 and RTD 2 , with area factors f 1 and f 2 respectively (f 1 > f 2 ) are considered. The new joint I-V characteristic has two peak and two valley voltages (and currents) dependent on the values of f 1 and f 2 . The first peak and the first valley are due to the RTD which area factor is smaller, whereas the second peak and valley are caused by the other RTD [9] .
The joint I-V characteristic obtained is shown in Fig. 2a . It is easy to prove that for this representation, the second valley voltage is always below the second peak voltage. In order to handle welldefined functions, we have made
(thus the second valley current has been changed as the red dotted line in Fig. 2a  indicates) , so that the resulting characteristic is depicted in Fig. 2b .
III. CORRECT SIZING OF THE STRUCTURE
DC operation of the ternary inverter is obtained by applying the Kirchoff Laws to the circuit in Fig. 1b, i .e., current through NDR L must be equal to current through NDR D . Thus, 1 In this work all RTDs are supposed to have equal current densities, thus, peak and valley currents are proportional to f. An area factor of 1 corresponds to a RTD of area 10µm 2 .
[ Two problems related to a correct sizing of the structure can be pointed out. The first one is the evaluation problem, which occurs when the modulation of the effective peak current through transistor TT is not enough for the output to invert the input V in , for V bias high. The second problem is the multistability lack, which occurs when a variation of the input forces a change of the output logic level. Next, both problems will be analyzed.
A. The evaluation problem
Due to the existence of two peaks in the I-V characteristic of both NDR D and NDR L , the operation of the ternary inverter shows two "transitions". The relation between the peak currents of the driver and the load during the evaluation phase will determine the final value of the output voltage. Once we know which RTD has the stronger influence in each peak and valley of the joint I-V characteristic, it is possible to make several suppositions about the order in which RTDs commute depending on the value of the input (usually RTD areas fulfil the relation A A >A B >A Y >A Z [5] ). Fig. 3d ).
B. The multistability dissapearance problem

IV. CRITICAL DEPENDENCIES
Once the mechanisms to analyze both malfunctions have been studied, the relationships between circuit parameters to guarantee a correct DC operation will be obtained.
A. Evaluation constraints
Let us begin with the evaluation for V in = L in V . In this situation, the first transition is due to RTD Z , thus we must ensure that the first peak current of the driver is less than the first peak current of the load. In this way, the RTD with smallest area of the driver (RTD Z ) always commutes before the smallest RTD of the load (RTD B ). The critical situation in which both the first peak current of NDR D and NDR L are equal is shown in Figures 4a. Thus, the first relation between parameters comes from:
According to the previous Section, RTD Y is the second RTD to commute, so that second peak current of the driver must be less than the first peak current of the load (which is originated by the smallest RTD of the load, that is, RTD B ). The limit case in which the first peak current of NDR L coincides with the second peak current of NDR D is depicted in Fig. 4b . According to this, a new expression for a minimum value of FF is derived, 
Finally, to ensure that the next RTD to commute is RTD A , the second peak current of the load has to be less than the first peak current of the driver,
B. Multistability constraints
Two new restrictions to the feasible set of values of the circuit parameters can be derived through the analysis performed in Section III. 
(the red point in Fig. 4d ) and must guarantee that the peak current of the driver is under the current of the load. Thus,
V. SIMULATION RESULTS
In order to check our approach we have performed a comparison between our theorical approach and HSPICE simulation. Expressions (3) (4) (5) (6) (7) (8) (9) (10) (11) (12) have been employed to analyze how the DC operation of a ternary inverter is modified when some key parameters are changed. HFET and typical parameters for the RTDs from the LOCOM technology have been used. Figure 5 shows the set of feasible values of FF (those which allow a correct evaluation and multistability preserving operation) obtained by varying 1 (the difference between f Z and f Y and f B and f A ), and 2 = f B -f Y , when f Z =0.6. The first pair of plots depict the feasible pairs ( 2 ,FF) for different values of 1 (0 and 0.15 in Fig. 5a and 0.08 in Fig. 5b ). The green area corresponds to the region of feasible FF that has been derived theorically through (3) (4) (5) (6) (7) (8) (9) (10) (11) (12) . The black points represent the points obtained after performing HSPICE simulations. It can be observed the shrinking of the feasible region. For 1 >0.15 there are no inverters with a proper behaviour. A very close correspondence between both theoretical and simulation results can be also observed. In Figures 5c and 5d the effect of a variation of the peak voltage is analyzed. Feasible pairs ( 2 ,FF) for V p =0.15 (Fig. 5c) and V p =0.25 (Fig. 5d) , show that the area of the correct operation region is increased when V p does.
VI. CONCLUSIONS
A proper DC operation of MML circuits is not an inherent property to the circuit topology. Starting from a MML ternary inverter, two basic problems to size the inverter have been pointed: the evaluation fault and the multistability lack. To analytically study the problem, piecewise linear descriptions for the RTD driving point characteristics have been used. A procedure to calculate the relationships between circuit parameters in order to obtain correct DC operating regions has been derived. 
